


NIKO-SEM**P-Channel Logic Level Enhancement Mode
Field Effect Transistor****PK5G3EA
PDFN 5x6P
Halogen-Free & Lead-Free****PRODUCT SUMMARY**


$V_{(BR)DSS}$	$R_{DS(on)}$	I_D
-30V	6.1mΩ	-87A

**Features**

- Pb-Free, Halogen Free and RoHS compliant.
- Low $R_{DS(on)}$ to Minimize Conduction Losses.
- Ohmic Region Good $R_{DS(on)}$ Ratio.
- Optimized Gate Charge to Minimize Switching Losses.
- Products Integrated ESD diode with ESD Protected up to 4KV.

Applications

- Protection Circuits Applications.
- Logic/Load Switch Circuits Applications.

**ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ C$ Unless Otherwise Noted)**

PARAMETERS/TEST CONDITIONS	SYMBOL	LIMITS	UNITS
Drain-Source Voltage	V_{DS}	-30	V
Gate-Source Voltage	V_{GS}	± 25	V
Continuous Drain Current	I_D	-87	A
		-55	
		-15	
		-12	
Pulsed Drain Current ¹	I_{DM}	-150	
Avalanche Current	I_{AS}	-68	
Avalanche Energy	E_{AS}	231	mJ
Power Dissipation	P_D	78	W
		31	
		2.3	
		1.5	
Operating Junction & Storage Temperature Range	T_j, T_{stg}	-55 to 150	°C

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNITS
Junction-to-Ambient ²	$R_{\theta JA}$	55	1.6	°C / W
Junction-to-Case	$R_{\theta JC}$			







¹Pulse width limited by maximum junction temperature.






²The value of $R_{\theta JA}$ is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with $T_A = 25^\circ C$. The value in any given application depends on the user's specific board design.



NIKO-SEM**P-Channel Logic Level Enhancement Mode
Field Effect Transistor****PK5G3EA
PDFN 5x6P
Halogen-Free & Lead-Free****ELECTRICAL CHARACTERISTICS ($T_J = 25^\circ\text{C}$, Unless Otherwise Noted)**

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	$V_{\text{GS}} = 0\text{V}, I_D = -250\mu\text{A}$	-30			V
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{DS}} = V_{\text{GS}}, I_D = -250\mu\text{A}$	-1.3	-1.7	-2.3	
Gate-Body Leakage	I_{GSS}	$V_{\text{DS}} = 0\text{V}, V_{\text{GS}} = \pm 20\text{V}$			± 10	μA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = -24\text{V}, V_{\text{GS}} = 0\text{V}$			-1	
		$V_{\text{DS}} = -20\text{V}, V_{\text{GS}} = 0\text{V}, T_J = 125^\circ\text{C}$			-10	μA
Drain-Source On-State Resistance ¹	$R_{\text{DS}(\text{ON})}$	$V_{\text{GS}} = -4.5\text{V}, I_D = -20\text{A}$		6.5	10.5	
		$V_{\text{GS}} = -10\text{V}, I_D = -20\text{A}$		4.1	6.1	$\text{m}\Omega$
Forward Transconductance ¹	g_{fs}	$V_{\text{DS}} = -5\text{V}, I_D = -20\text{A}$		55		S
DYNAMIC						
Input Capacitance	C_{iss}	$V_{\text{GS}} = 0\text{V}, V_{\text{DS}} = -15\text{V}, f = 1\text{MHz}$		4924		pF
Output Capacitance	C_{oss}			795		
Reverse Transfer Capacitance	C_{rss}			715		
Gate Resistance	R_g	$V_{\text{GS}} = 0\text{V}, V_{\text{DS}} = 0\text{V}, f = 1\text{MHz}$		1.9		Ω
Total Gate Charge ²	$Q_{\text{g}(\text{VGS}=-10\text{V})}$	$V_{\text{DS}} = -15\text{V}, I_D = -20\text{A}$		120		nC
	$Q_{\text{g}(\text{VGS}=-4.5\text{V})}$			60		
Gate-Source Charge ²	Q_{gs}			13		
Gate-Drain Charge ²	Q_{gd}			28		
Turn-On Delay Time ²	$t_{\text{d}(\text{on})}$	$V_{\text{DS}} = -15\text{V}, I_D \approx -20\text{A}, V_{\text{GS}} = -10\text{V}, R_{\text{GS}} = 6\Omega$		18		nS
Rise Time ²	t_r			96		
Turn-Off Delay Time ²	$t_{\text{d}(\text{off})}$			162		
Fall Time ²	t_f			126		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS ($T_J = 25^\circ\text{C}$)						
Continuous Current	I_S				-60	A
Forward Voltage ¹	V_{SD}	$I_F = -20\text{A}, V_{\text{GS}} = 0\text{V}$			-1.3	V
Reverse Recovery Time	t_{rr}	$I_F = -20\text{A}, dI_F/dt = 100 \text{ A} / \mu\text{s}$		17		nS
Reverse Recovery Charge	Q_{rr}			6.8		nC

¹Pulse test : Pulse Width $\leq 300 \mu\text{sec}$, Duty Cycle $\leq 2\%$.²Independent of operating temperature.

NIKO-SEM**P-Channel Logic Level Enhancement Mode
Field Effect Transistor****PK5G3EA
PDFN 5x6P
Halogen-Free & Lead-Free**

NIKO-SEM**P-Channel Logic Level Enhancement Mode
Field Effect Transistor****PK5G3EA
PDFN 5x6P
Halogen-Free & Lead-Free****On-Resistance VS Temperature****Source-Drain Diode Forward Voltage****Safe Operating Area****Single Pulse Maximum Power Dissipation****Transient Thermal Response Curve**

Safe Operating Area**Single Pulse Maximum Power Dissipation****Transient Thermal Response Curve**